Your trial period has ended!
For full access to functionality, please pay for a premium subscription
Message
Repost
4
2
288
🗂️ سرفصل دوره جامع آموزش FPGA با زبان VHDL:

🔷 سرفصل دوره:

🔹 Intro and evolution of FPGA
🔸 Start up FPGA(s/tb/bord/ucf)
🔹 Basic code of HA (dataflow) + FA (structural an dataflow)
🔸 Conditional form for concurrent circuits
🔹 Process and conditional form of it
🔸 Register and latch
🔹 Primitive and counters
🔸 Clock / clock skew / clock divider
🔹 Loops(for-generate)
🔸 FSM
🔹 Memory (FIFO)
🔸 UART
🔹 SPI
🔸 I2C
🔹 Function generator

🆔️ @Intelli_core
🆔 @AESA_PWUT
04/13/2025, 05:44
t.me/sbu_ieee/1324
Similar message chronology:
Newest first
Similar messages not found